

Sub B1 1. (Amended) A semiconductor device comprising:

a semiconductor chip upon which are disposed roughly upon a straight line a plurality of bonding pads containing a first region as a connection region and a second region for making contact with a testing probe, and said first and second regions are lined up in a direction substantially perpendicular to said straight line,

a member provided with a plurality of conductors containing a third region as a connection region electrically connected to each of a plurality of external connection terminals and a securing area for securing said semiconductor chip,

a plurality of conductor wires that electrically connect said first regions of said plurality of bonding pads to said third regions of said plurality of conductors, and

an encapsulating member that encapsulates said semiconductor chip and said plurality of conductor wires.

Sub B3 3. (Amended) The semiconductor device according to claim 1 wherein said plurality of bonding pads are rectangular in shape with their short sides lying in a direction along the edges of said semiconductor chip.

4. (Amended) The semiconductor device according to claim 1 wherein said plurality of bonding pads are formed with the width of said first region being wider than the width of said second region in the direction along the edges of said semiconductor chip.

5. (Amended) The semiconductor device according to claim 1 wherein said plurality of bonding pads have notches between said first region and said second region.

6. (Amended) The semiconductor device according to claim 1 wherein said member is an insulating substrate upon one surface of which said semiconductor chip is secured by adhesive, said external connection terminals are roughly spherical terminals formed on the other surface of said substrate, said encapsulating member is resin that encapsulates said semiconductor chip and said plurality of conductor wires on one surface of said substrate, and the lands as said third regions are electrically connected to said roughly spherical terminals via through holes.

Sub BH
92 7. (Amended) A method of manufacturing semiconductor devices comprising:

disposing roughly upon a straight line a plurality of bonding pads containing a first region as a connection region and a second region for making contact with a testing probe, and said first and second regions are lined up in a direction perpendicular to said straight line, and a member provided with a plurality of conductors containing a third region as a connection region electrically connected to each of a plurality of external connection terminals and a securing area for securing said semiconductor chip are secured, and

disposing a plurality of conductor wires to electrically connect said first regions of said plurality of bonding pads to said third regions of said plurality of conductors.

Sub B61
93 10. (Amended) The method of manufacturing semiconductor devices according to claim 7 further comprising a step wherein, prior to said securing step, testing of said semiconductor chip is performed by putting test probes into contact with the second regions of said plurality of bonding pads.

Please add new claims 11-19 as follows:

94 --11. (New) The semiconductor device according to claim 2 wherein said plurality of bonding pads are rectangular in shape with their short sides lying in a direction along the edges of said semiconductor chip.

12. (New) The semiconductor device according to claim 2 wherein said plurality of bonding pads are formed with the width of said first region being wider than the width of said second region in the direction along the edges of said semiconductor chip.

13. (New) The semiconductor device according to claim 2 wherein said plurality of bonding pads have notches between said first region and said second region.

14. (New) The semiconductor device according to claim 2 wherein said member is an insulating substrate upon one surface of which said semiconductor chip is secured by adhesive, said external connection terminals are roughly spherical terminals formed on the

other surface of said substrate, said encapsulating member is resin that encapsulates said semiconductor chip and said plurality of conductor wires on one surface of said substrate, and the lands as said third regions are electrically connected to said roughly spherical terminals via through holes.

15. (New) The semiconductor device according to claim 3 wherein said member is an insulating substrate upon one surface of which said semiconductor chip is secured by adhesive, said external connection terminals are roughly spherical terminals formed on the other surface of said substrate, said encapsulating member is resin that encapsulates said semiconductor chip and said plurality of conductor wires on one surface of said substrate, and the lands as said third regions are electrically connected to said roughly spherical terminals via through holes.

16. (New) The semiconductor device according to claim 4 wherein said member is an insulating substrate upon one surface of which said semiconductor chip is secured by adhesive, said external connection terminals are roughly spherical terminals formed on the other surface of said substrate, said encapsulating member is resin that encapsulates said semiconductor chip and said plurality of conductor wires on one surface of said substrate, and the lands as said third regions are electrically connected to said roughly spherical terminals via through holes.

17. (New) The semiconductor device according to claim 5 wherein said member is an insulating substrate upon one surface of which said semiconductor chip is secured by adhesive, said external connection terminals are roughly spherical terminals formed on the other surface of said substrate, said encapsulating member is resin that encapsulates said semiconductor chip and said plurality of conductor wires on one surface of said substrate, and the lands as said third regions are electrically connected to said roughly spherical terminals via through holes.

18. (New) The method of manufacturing semiconductor devices according to claim 8 further comprising a step wherein, prior to said securing step, testing of said semiconductor

B.T.
cont.
94

Rad Bo

200000 100000 50000 25000 12500 6250 3125 1562 781 391 195 97 48 24 12 6 3 1 0.5 0.25 0.125 0.0625 0.03125 0.015625 0.0078125 0.00390625 0.001953125 0.0009765625 0.00048828125 0.000244140625 0.0001220703125 6.103515625e-05 3.0517578125e-05 1.52587890625e-05 7.62939453125e-06 3.814697265625e-06 1.9073486328125e-06 9.5367431640625e-07 4.76837158203125e-07 2.384185791015625e-07 1.1920928955078125e-07 5.9604644775390625e-08 2.9802322387695312e-08 1.4901161193847656e-08 7.450580596923828e-09 3.725290298461914e-09 1.862645149230957e-09 9.313225746154784e-10 4.656612873077392e-10 2.328306436538696e-10 1.164153218269348e-10 5.82076609134674e-11 2.91038304567337e-11 1.455191522836685e-11 7.275957614183425e-12 3.637978807091712e-12 1.818989403545856e-12 9.09494701772928e-13 4.54747350886464e-13 2.27373675443232e-13 1.13686837721616e-13 5.6843418860808e-14 2.8421709430404e-14 1.4210854715202e-14 7.105427357601e-15 3.5527136788005e-15 1.77635683940025e-15 8.88178419700125e-16 4.440892098500625e-16 2.2204460492503125e-16 1.1102230246251562e-16 5.551115123125781e-17 2.7755575615628906e-17 1.3877787807814453e-17 6.938893903907226e-18 3.469446951953613e-18 1.7347234759768065e-18 8.673617379884032e-19 4.336808689942016e-19 2.168404344971008e-19 1.084202172485504e-19 5.42101086242752e-20 2.71050543121376e-20 1.35525271560688e-20 6.7762635780344e-21 3.3881317890172e-21 1.6940658945086e-21 8.470329472543e-22 4.2351647362715e-22 2.11758236813575e-22 1.058791184067875e-22 5.293955920339375e-23 2.6469779601696875e-23 1.3234889800848437e-23 6.617444900424219e-24 3.3087224502121095e-24 1.6543612251060547e-24 8.271806125530273e-25 4.1359030627651365e-25 2.0679515313825682e-25 1.0339757656912841e-25 5.1698788284564205e-26 2.5849394142282102e-26 1.2924697071141051e-26 6.4623485355705255e-27 3.2311742677852627e-27 1.6155871338926314e-27 8.077935669463157e-28 4.0389678347315785e-28 2.0194839173657892e-28 1.0097419586828946e-28 5.048709793414473e-29 2.5243548967072365e-29 1.2621774483536182e-29 6.310887241768091e-30 3.1554436208840455e-30 1.5777218104420227e-30 7.888609052210113e-31 3.9443045261050565e-31 1.9721522630525282e-31 9.860761315262641e-32 4.9303806576313205e-32 2.4651903288156602e-32 1.2325951644078301e-32 6.1629758220391505e-33 3.0814879110195752e-33 1.5407439555097876e-33 7.703719777548938e-34 3.851859888774469e-34 1.9259299443872345e-34 9.629649721936172e-35 4.814824860968086e-35 2.407412430484043e-35 1.2037062152420215e-35 6.0185310762101075e-36 3.0092655381050537e-36 1.5046327690525269e-36 7.5231638452626345e-37 3.7615819226313172e-37 1.8807909613156586e-37 9.403954806578293e-38 4.7019774032891465e-38 2.3509887016445732e-38 1.1754943508222866e-38 5.877471754111433e-39 2.9387358770557165e-39 1.4693679385278582e-39 7.346839692639291e-40 3.6734198463196455e-40 1.8367099231598227e-40 9.183549615799113e-41 4.5917748078995565e-41 2.2958874039497782e-41 1.1479437019748891e-41 5.7397185098744455e-42 2.8698592549372227e-42 1.4349296274686113e-42 7.1746481373430565e-43 3.5873240686715282e-43 1.7936620343357641e-43 8.96831017167882e-44 4.48415508583941e-44 2.242077542919705e-44 1.1210387714598525e-44 5.6051938572992625e-45 2.8025969286496312e-45 1.4012984643248156e-45 7.006492321624078e-46 3.503246160812039e-46 1.7516230804060195e-46 8.758115402030097e-47 4.3790577010150485e-47 2.1895288505075242e-47 1.0947644252537621e-47 5.4738221262688105e-48 2.7369110631344052e-48 1.3684555315672026e-48 6.842277657836013e-49 3.4211388289180065e-49 1.7105694144590032e-49 8.552847072295016e-50 4.276423536147508e-50 2.138211768073754e-50 1.069105884036877e-50 5.345529420184385e-51 2.6727647100921925e-51 1.3363823550460962e-51 6.681911775230481e-52 3.3409558876152405e-52 1.6704779438076202e-52 8.352389719038101e-53 4.1761948595190505e-53 2.0880974297595252e-53 1.0440487148797626e-53 5.220243574398813e-54 2.6101217871994065e-54 1.3050608935997032e-54 6.525304467998516e-55 3.262652233999258e-55 1.631326116999629e-55 8.156630584998145e-56 4.0783152924990725e-56 2.0391576462495362e-56 1.0195788231247681e-56 5.0978941156238405e-57 2.5489470578119202e-57 1.2744735289